Abstract This paper presents a comparative study of three low-noise amplifiers for neural recording applications. The topologies are thoroughly analysed in terms of area, power consumption and noise performance. Further, the theoretical results are confirmed by simulations of transistor-level implementations in a 0.13Pm CMOS technology at 1.2V supply voltage.
I. INTRODUCTION.
During the last years, there has been a growing interest on the design of neural recording interfaces with wireless transmission capabilities for the untethered measurement of brain activity [1] [2] [3] . These interfaces are expected to play a significant role both in clinical (as part of therapeutic procedures in patients with neurological diseases) and neuroscience applications. These systems are essentially composed by a set of microelectrodes to capture the neural activity, followed by a bank of low-noise amplifiers (LNAs) for signal conditioning and a mixed-signal circuitry to digitize and process the acquired data prior to wireless transmission. A key element in this architecture is the LNA which must be able to boost the weak signals detected by the microelectrodes and filter out the undesired frequency components, under severe area and power consumption constraints.
Different proposals can be found in the literature to efficiently solve the challenging noise-power-area trade-off demanded by neural LNAs [4] [5] [6] [7] . In this paper, three of these approaches are reviewed and evaluated, paying special attention to their noise performances. Focus will be made in those realizations targeting the detection of action potential-generated spikes [8] . The frequency content of the spike generation activity ranges from about 200Hz to 7kHz and the peak amplitude of the waveforms are typically of the order of about 1mV (it depends on a number of factors, including electrode geometry and proximity to a cell body). LNAs for this application often require midband gains of 40dB or higher, an input-referred noise level in the order of 3PV rms and an effective resolution above 7 bits.
After presenting the three approaches in Section II, Section III shows the performance of corresponding transistor-level realizations in a 0.13Pm CMOS technology for a 1.2V supply voltage. At the light of the theoretical treatment and the electrical simulations presented in the previous sections, Section IV summarizes the results of the comparative study. Table I shows the three topologies for neural spike recording considered for analysis. They are referred to as Capacitive Feedback Network (CFN) [1] , [2] , [5] , [7] , Miller Integrator Feedback Network (MIFN) [4] and Capacitive Amplifier Feedback Network (CAFN) [6] amplifiers. Assuming that all the Operational Transconductance Amplifiers (OTAs) are described by single-pole networks † , the transfer functions of the three topologies are given by: (1) where the poles ( ), zeros ( ) and DC gains ( ) are defined in the second column of Table I under the usual assumptions expressed in the third column. The transfer functions in (1) have bandpass characteristics with a passband midgain, , also defined in the second column of Table I . The fourth column gives expressions for the input-referred thermal noise † † , , of the three structures, taking into account the contributions from the OTAs and the feedback resistors, . Parameter stands for the transistor slope factor [9] and amounts 1 for single-ended and 2 for fully-differential amplifiers.The fourth column of Table I also includes expressions for the theoretical limit of the LNA noise efficiency factor defined as [10] :
II. LOW NOISE AMPLIFIER TOPOLOGIES
(2) †. OTAs are characterized by their transconductances, ; output resistances,
; capacitances , at the input and output terminals, respectively; and noise excess factors [11] . Sub-index points out to amplifiers A 1 or A 2 .
† †. This paper focuses exclusively on thermal noise contributions. Flicker noise may also impact in the noise characteristics of the LNAs, but it can be substantially reduced by using chopper or auto-zero techniques.
where is the total supply current of the LNA, is the thermal voltage, and stands for the LNA bandwidth which is essentially determined by the high-frequency pole, , as (3) In the following, such theoretical limits are explicitly derived for each LNA topology.
A. NEF for the CFN LNA
Assuming that the input differential pair of the OTA is biased in weak inversion with a tail current, , the total supply current of the CFN LNA can be approximated by the expression (4) where is an OTA-topology factor, and is the inversion coefficient [12] . Replacing (3) and (4) into (2), taking also into account the expression for the input referred noise, , in Table I , it can be found that (5) where it has been assumed that . Given that typically , the above expression can be further approximated as,
B. NEF for the MIFN LNA
In this topology, the total supply current is determined by the sum of the current consumptions of the 
two OTAs. Assuming weak inversion operation, (7) where and the last approximation assumes low inversion coefficients, . Replacing (3) and (7) into (2), and taking into account the input referred noise, , in Table I , it can be found that (8) where it has been assumed that . This expression is minimized if the transconductance ratio satisfies the condition: (9) Replacing (9) into (8), the minimum noise efficiency is thus given by:
(10) where is a exceeding factor respect the CFN topology given by (11)
C. NEF for the CAFN LNA
As can be observed in Table I , in this topology the noise contribution of amplifier A 2 is divided by a factor . Therefore, a large value must be chosen for decreasing noise. Under this condition, CAFN exhibits a performance similar to the CFN architecture with a given by,
where is again a exceeding factor respect the CFN topology given by (13) 
III. TRANSISTOR-LEVEL EXPLORATION
In order to quantify the pros and cons of the previous LNA topologies, we have realized a transistor-level exploration of the architectures in a 0.13Pm CMOS technology. Common design objectives for the three topologies, assumed single-ended, are a midband gain of 47dB and an operation bandwidth from 250Hz to 7kHz. In all cases, high DC-gain OTAs must be used to satisfy the assumptions in Table I . A cascode current mirror amplifier [see Fig. 4(a) ] has been used to implement A 1 OTAs, given its simplicity and relatively high DC gain and output swing; whereas a less noisy telescopic amplifier [see Fig. 4(b) ] has been considered to implement A 2 OTAs. This also allows for a fair comparison of the LNAs topologies in terms of thermal noise behavior. Note that OTA-related parameters are and for the current mirror amplifier, and and for the telescopic OTA.
Given these target specifications, the transistor-level exploration (applied to each LNA topology) has consisted on identifying that configuration which obtains the minimum area occupation for a given input-referred noise value. Additionally, the is constrained to be no higher than 8% the minimum theoretical derived in Section II. It is worth noting that, for a fixed bandwidth and noise level, a low value also implies a reduced power consumption according to (2) .
As an illustration, Fig. 5 depicts the transistor-level synthesis routine used for the CFN LNA (similar algorithms have been also developed for the other LNAs). The procedure uses as design variables the feedback, , and load, , capacitances, and the inversion coefficient of the amplifier . These variables also act as running parameters in a optimization loop which evaluates at every iteration the accomplishment of the target specifications and select that valid configuration with the minimum power consumption. The sizing procedure starts by guessing initial values for the OTA parasitic capacitances, , and DC-gain, . Using these values, the feedback factor, , and equivalent closed-loop capacitance, , are computed and, thereafter, the transcondutance, , and feedback resistor, , based on bandwidth specifications † . A transistor-level sizing routine, similar to that reported in [13] , is then run to accurately estimate transistor sizes, bias currents and other electrical-level parameters of the LNA. This routine uses look-up tables of technology parameters, obtained from batches of electrical-level simulations, to complete the sizing task. At this point, the overall power consump-
In the MIFN and CAFN topologies, must be also computed. For the MIFN architecture, can be obtained according to (9) , whereas for the CAFN topology, must satisfy the assumption in Table I , i.e., with a scaling factor much higher than unity (values around 10 are enough for most practical purposes). 
tion of the OTA, area, parasitics and DC-gain can be calculated. These values for the parasitics and DC-gain are compared to those originally estimated at the beginning of the procedure. If discrepancies ( ) are higher than a user-defined tolerance value, ( ), the procedure is repeated again until convergence is reached.
The results of the exploration are shown in Fig. 6 , in which the power and area consumptions of the optimum solutions, as well as their , are represented against the input-referred noise. Plots are obtained from electrical simulations of the final configurations derived with the aforementioned synthesis routines. It is worth mentioning that according to our synthesis procedures and the calculated OTA-related parameters ( ), the exceeding NEF factors for the MIFN, , and CAFN, , topologies are respectively, around 1.5 and 1. Hence the fact that remain close for the CFN and CAFN LNAs whereas the MIFN LNA presents a higher value. Also observe that, for a given input-referred noise, the CFN topology performs better in terms of area and power consumptions, contrary to what is claimed elsewhere [4] , [6] . Although the exploration has been realized for single-ended LNA topologies, similar conclusions can be drawn in the case of fully-differential structures, more suitable for low-voltage environments.
IV. CONCLUSIONS.
This paper compares the performance of three LNA topologies for neural spike recording applications. The study, based upon theoretical developments and transistor-level explorations, reveals that the CFN approach [1] , [2] , [5] , [7] achieves the best performance in terms of area and power consumptions for a given input-referred noise specification. --------------------------------------------------- 
